Date: | Tue, 30 Apr 2024 15:28:39 -0700 |
---|---|
From: | bbiiggppiigg <noreply@xxxxxxxxxx> |
Subject: | [DynInst_API:] [dyninst/dyninst] dcba26: Update implemenation to use MultiRegisterAST |
Branch: refs/heads/bbiiggppiigg/add_multiregister_ast Home: https://github.com/dyninst/dyninst Commit: dcba26b70ece4d1aeab248eede75a2b55ccdb6b4 https://github.com/dyninst/dyninst/commit/dcba26b70ece4d1aeab248eede75a2b55ccdb6b4 Author: wuxx1279 <bbiiggppiigg@xxxxxxxxx> Date: 2024-04-30 (Tue, 30 Apr 2024) Changed paths: M dataflowAPI/src/AbslocInterface.C M dataflowAPI/src/RoseInsnFactory.C M instructionAPI/src/AMDGPU/gfx908/appendOperands.C M instructionAPI/src/AMDGPU/gfx90a/appendOperands.C M instructionAPI/src/AMDGPU/gfx940/appendOperands.C Log Message: ----------- Update implemenation to use MultiRegisterAST Update existing implementation to use MultiRegisterAST. Fix assumptions about number of operands when creating assignment in AbslocInterface and split them into individual registers in RoseInsnFactory for symbolic execution. To unsubscribe from these emails, change your notification settings at https://github.com/dyninst/dyninst/settings/notifications |
[← Prev in Thread] | Current Thread | [Next in Thread→] |
---|---|---|
|
Previous by Date: | [DynInst_API:] [dyninst/dyninst] 030cc2: Add new AST MultiRegisterAST to instructionAPI, bbiiggppiigg |
---|---|
Next by Date: | [DynInst_API:] [dyninst/dyninst] b1365d: GithubCI: ignore libclang-cpp.so in system-libs test, Tim Haines |
Previous by Thread: | [DynInst_API:] [dyninst/dyninst] db5f14: Add new registers based on ISA 2024 02-25, bbiiggppiigg |
Next by Thread: | [DynInst_API:] [dyninst/dyninst] dcd5f9: support single address line map entries (#1785), kupsch |
Indexes: | [Date] [Thread] |