Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] a973ef: Fixes for issues #246 (REV64 instruction operand 1...

Date: Wed, 03 May 2017 09:27:30 -0700
From: Sunny Shah <shah28@xxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] a973ef: Fixes for issues #246 (REV64 instruction operand 1... 
  Branch: refs/heads/att_syntax
  Home:   https://github.com/dyninst/dyninst
  Commit: a973ef698ba22faaa658f4087541f2d7a7ef7d59
      https://github.com/dyninst/dyninst/commit/a973ef698ba22faaa658f4087541f2d7a7ef7d59
  Author: Sunny Shah <shah28@xxxxxxxx>
  Date:   2017-05-03 (Wed, 03 May 2017)

  Changed paths:
    M instructionAPI/src/InstructionDecoder-aarch64.C

  Log Message:
  -----------
  Fixes for issues #246 (REV64 instruction operand 1 should be integer register, not vector) and #250 (Reserved value for register shift field should create invalid insn)
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] a973ef: Fixes for issues #246 (REV64 instruction operand 1..., Sunny Shah <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 5e63e6: Issues #237 (Should print zero immediate for compa..., Sunny Shah
Next by Date:  [DynInst_API:] [dyninst/dyninst] 04abd1: Issue #251 (Some compare instructions should be in..., Sunny Shah
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] a8c557: Set register space in RelDataPatch, Sunny Shah
Next by Thread:  [DynInst_API:] [dyninst/dyninst] a9a941: Semantics for CLS and CLZ, Sunny Shah
Indexes:  [Date] [Thread]