Mailing List Archives

Authenticated access

 		[Computer Systems Lab]

[← Prev]  [Date]  [Next →] [← Prev]  [Thread]  [Next →]

[DynInst_API:] [dyninst/dyninst] 1eff20: Issues #235(SQSHL instruction has invalid bits set...

Date: Tue, 02 May 2017 10:23:21 -0700
From: Sunny Shah <shah28@xxxxxxxx>
Subject: [DynInst_API:] [dyninst/dyninst] 1eff20: Issues #235(SQSHL instruction has invalid bits set... 
  Branch: refs/heads/att_syntax
  Home:   https://github.com/dyninst/dyninst
  Commit: 1eff200c1158f645f1842be92771c00289a124bf
      https://github.com/dyninst/dyninst/commit/1eff200c1158f645f1842be92771c00289a124bf
  Author: Sunny Shah <shah28@xxxxxxxx>
  Date:   2017-05-02 (Tue, 02 May 2017)

  Changed paths:
    M instructionAPI/src/InstructionDecoder-aarch64.C
    M instructionAPI/src/InstructionDecoder-aarch64.h

  Log Message:
  -----------
  Issues #235(SQSHL instruction has invalid bits set ) and #236(Compare instructions with zero ignore reserved bits)

Added a new method to perform a check on invalid bits for certain instructions before processing their operands.
[← Prev in Thread] Current Thread [Next in Thread→]
  • [DynInst_API:] [dyninst/dyninst] 1eff20: Issues #235(SQSHL instruction has invalid bits set..., Sunny Shah <=
Previous by Date:  [DynInst_API:] [dyninst/dyninst] 621924: Issue #234 (Invalid Subtract instruction), Sunny Shah
Next by Date:  [DynInst_API:] [dyninst/dyninst] 5e63e6: Issues #237 (Should print zero immediate for compa..., Sunny Shah
Previous by Thread:  [DynInst_API:] [dyninst/dyninst] 1e9233: Added more comments for Intel decoding, added deco..., John Detter
Next by Thread:  [DynInst_API:] [dyninst/dyninst] 21fca9: gcc 5.4.0 build fixes, Bill Williams
Indexes:  [Date] [Thread]